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Synopsis
In this paper, a hardware design of digital systems
with remote-diagnostic capability is presented. We con-
sider a method for testing a system Tl on a module basis
with a remotely installed systems T2 . In the testing
mode, we set up a system (Tl-m,m') such that a module m
of Tl is replaced by an adapter Ai connected to other
adapter A2 through a telephone line and the corresponding
module m' of T2 is connected to A2 • If the system (T l -
m,m') can simulate Tl in the absence of any faluts, then
it can test m' under a self test program. The main
subject of this paper is to study the conditions of the
system to be testable in the above sense.
At first, the remote diagnostic network based on
the system in this paper, restrictions to the system
configuration required to perform such a diagnosis and
the operation of the diagnostic system are described.
The second, the module structure to make above simula-
tion possible is considered, representing the system
configuration graphically. Finally, an example of the
adapter is shown and the time consumed to diagnose is
discussed.
One of our results is that a sufficiently large
class of synchronous digital systems with few minor
conventions is testable.
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1. Introduction
Recently, researches on the remote diagnosis for large-scale
computers through a telephone line have begun in many laboratories,
aiming at the establishment of the reliable and inexpensive mainte-
nance network. Some maintenance networks have already been put into
practice[l]. However, few reports in details about the remote diag-
nosis have been published.
On the other hand, we have considered[2] the possibility of the
remote operation of two sub-systems closely coupled through a tele-
phone line, aiming at the establishment of a convenient maintenance
network for small-scale computers. It is assumed that these sub-
systems are obtained by separating a stand alone system into two
parts. An adapter is installed between each sub-system and the
telephone line. The operation of the stand alone synchronous system
only composed of combinational networks and clocked flip-flops can
be simulated by that of two syb-systems coupled through the telephone
line, with a few restrictions to the system configuration.
In this paper, we will consider the hardware design of a digital
system with remote-diagnostic capability. Our remote diagnosis is
performed on a module basis. A diagnostic system of the same type
as user's ones is installed in a maintenance center. If a trouble
happens in a user's system, modules are tested in turn by the diag-
nostic system as follows.
First, a module md is removed from the diagnostic system and
the same module m
u
in the user's system as md is connected to the
diagnostic system in place of md through the telephone line and
adapters. The diagnostic system is operated in the remote operation
mode using m
u
under a self test program. If the self test program
detects any fault, m is concluded as a faulty module.
u
In chapter 2, an approach to the maintenance network based on
above principle is described, and assumptions in the system configu-
ration and the outline of the remote mode operation are discussed.
In chapter 3, the module structure required for realization of this
diagnosis is summarized. In chapter 4, we consider the structure
of adapters.
2. Remote Diagnosis
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2.1 Maintenance Network
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In this paper, a digital system Mis considered to be composed
of modules mdl , md2 .•••. mdk inserted into connectors on the back-
wiring board. Then the system M will be denoted as M= [mdl , md2 , ..•
mdk ] .
Fault diagnosis means only to find out faulty modules in M.
We are not concerned with internal components in the module,
but the module's terminal behavior. Also, it is assumed for simplicity
that there are no faults in the back-wiring board.
When a trouble happens in a user's stand alone system, the
following procedure is frequently used to find out faulty modules.
Suspected modules are replaced by new ones in turn and then the faulty
module may be found out by running a test program. This is a simple
method even a non-professional can use. The remote diagnosis in this
paper is performed by extending above method to two sUb-systems
coupled through a telephone line. The faulty module may be found out,
within capabilities of the test program, with a small amount of
additional hardware, with rather a simple self test program and with
a simple procedure.
A remote mode operation configuration (M-md , AI' A2 , mu ) is
depicted in Fig.l. A module md in M is replaced by an adapter Al and
m
u
is connected into another adapter A2 which is linked
Fig.l Remote mode operation configuration
to the adapter Al through a telephone line L. Adapters Al and A2 can
be the same except that Al uses a module extender with male connectors
in both edges. If the configuration (M-md , AI' A2 , mu ) can simulate
M, then the operation of the configuration is called a remote mode
operation (RM operation, for short), while the operation of the stand
alone system M is denoted as SM operation (stand alone mode operation).
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One of the main concerns in this study is to investigate the condi-
tions of the module structure of the system M and the design of the
adapter for the RM operation.
The remote diagnosis is performed as follows. Suppose that there
are many users having stand alone systems M. (j=I,2, ••• ,p) and a main-
J
tenance center having a system M
t
of the same type as M. (see Fig.2).
. J
Usually, M. is utilized independently according to each user's demand
J
and Mt is always maintained to be ready for the maintenance of Mj .
If any trouble happens in M., the user of M. telephones to the engi-
J J
neerat the center. At first, the adapter A2 will be tested in the
configuration (--,AI ,A2 ,--) if necessary. This is a simple test. In
the maintenance center, a professional engineer estimates a faulty
module m . and checks it by the following procedure.
Ul
Fig.2 Maintenance network.
a) he orders the user to remove m
ui from Mj , to plug it into A2 and
to connect A2 to L.
b) he removes the module mdi of the same type as mui from Mt , plugs
Al into Mt-mdi instead of mui and connects Al to L.
c) A system (Mt-mdi , AI' A2 , mui ) is operated (RM operation) under
a test program. If there is any trouble in RM operation, m .
Ul
can be concluded as a faulty module.
d) If no fault is detected in the step (c), then steps (a), (b) and
(c) should be applied to other modules one by one, until it is
detected.
By procedures (a) to (d), faulty modules may be identified. In
this method, it is required for the test program of m . to check only
Ul
if (Mt'-md ., AI' A2 , m .) works properly or not, independently of m 0'1 Ul Ul
because Mt , Al and A2 are assured in advance. This leads sometimes
to a simpler test program compared to those programs which must take
into account multiple faulty modules. This method may be good for
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those systems in which there is no good correspondence between modules
and testable logical functions. As a special case, if it has been
ascertained that M(SM operation) has not worked correctly against
the specific instruction, this instruction may be used as a temporal
and convenient test program.
This method of diagnosis may be applicable to the maintenance
network as shown in Fig.2. If more reliable diagnosis is required,
two kinds of the RM operation can be used for the remote diagnosis
as shown in Fig.3(cross diagnosis). In this case, especially, the
presence of faults in M.-m . can be also checked. Moreover, if] Ul
necessary, the remote diagnosis can be performed between two users
having the maintenance capability.
Mt-l1ldi
MI-mul
Fig.3 Two kinds of RM operation
2.2 System Configuration and Remote Mode Operation
The previous discussion implies that realization of the remote
diagnosis requires to design the system capable of not only the SM
operation but also the RM operation. It may be difficult however to
consider the design method for general systems systematically, because
the speed in the RM operation becomes lower than that in the SM opera-
tion and therefore additional design conditions are required beyond
those in the SM operation. In this paper, to simplify considerations,
a simple system M is assumed as follows.
(AI) M is a synchronous system, operating with a single phase clock
pulse (hereinafter refered to as cpl.
(A2) M is composed of only combinational logic circuits and flip-
flops. These flip-flops act synchronizing with the cp and
independently of its period. It means that only stable logical
values at the outputs of the combinational logic circuits con-
tribute to decide the next state of the system.
(A3) Components manufactured by any kind of techniques may be used
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in M. For example, anyone of TTL, NMOS and CMOS will do.
Any scale of integrations in components (from discrete
components to LSIs) may be also permitted. Especially, in
LSI or MSI, if the assumptions (AI) and (A2) are satisfied
only in input-output characteristics, internal configurations
are out of the question.
To make both SM operation and RM operation possible, additional
assumptions are required for the design of M as shown in items (A4)
and (AS). These are assumed under the premise that the RM operation
is performed by only transmissions of logical values between M-mdi
and m .•
ul.
(A4) M is a modular system in which modules are plugged into the
back-wiring board. Signals appeared on terminals of the
back-wiring board are not analog ones but digital ones. This
assumption shows that informations transmitted through L should
be logical values.
(AS) The clock pulse generator (CPG, for short) should be externally
disabled and in each module an input terminal should be pre-
pared for this control. The control signal may be applied
from the adapter to suspend CPG.
If M is designed to satisfy all the assumptions Al to AS and
adapters are realized suitably, the RM operation can be performed
by repeating the following two steps.
(Step 1) Logical values on the output terminals from M-md , to m .l. Ul.
and vice versa are transmitted to opposite sides
through the telephone line and are applied to corre-
sponding input terminals. Then, the adapter in each side
compares logical values before and after the transmission
in every output terminal. If these logical values do not
coincide respectively, above process is repeated until
they coincide. In this while, CPG in M is disabled through
the input terminal explained in AS and the application of
cp from the adapters Al and A2 is suspended.
(Step 2) One cp is applied to both M-md , and m . respectively,l. Ul.
after the release of the suspension of cpo In the side
in which CPG is installed (the CPG is disabled), the cp
is applied directly by the adapter, and in another side,
the cp is applied from the adapter based on the command
through the telephone line.
In the next chapter, the module structure of the system M will
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be considered in detail, in order to make the RM operation possible.
3. Module structure
3.1 Graphical Representation of the System
Fig.4(a) shows a simple example of a system M composed of two
modules ml and m2 •
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o Fig.4 A simple
example of
system M
The points Vl~V7 and v
cp on the boundary between ml and m2
correspond to connections through the back-wiring board. These points
V. (i=1,2, .... 7) are represented in Fig.4(b) as pairs of nodes v~, v~
1 1 1
connected by a thick edge with an arrow indicating the direction of
information flow. Especially v~ and v~ correspond to terminals
1 1
connecting ml and m2 through the back-wiring board. In the RM
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operation, information flows on these edges are accomplished by
adapters and the telephone line. Flip-flops are represented in
the graph by nodes representing input/output terminals and gates are
also represented by nodes. The wiring between any two of flip-flops,
gates and points V',s is represented in the graph by a directed edge.
1
This graph shows information flows clearly during the time when
outputs of all the flip-flops are kept invariable. In other words,
it shows the situation when outputs of all the flip-flops are
settled after the cp being disabled. Thus, the cp line is not de-
picted in Fig.4(b).
All the systems satisfying (AI) to (AS) can be represented by
the graph as shown in Fig.4(b). Such a graph can be drawn by con-
sidering M equivalently to be composed of flip-flops and gates only.
If there is such a wired connection as that of gates with open
collectors or tristate buffers, it may be represented in the graph
by a node corresponding to the imaginary gate. If there is any
bidirectional wiring, it is represented by a directed edge with
bidirectional arrows. Power source lines, earth lines and clock pulse
lines are out of discussions. Such graphs corresponding to M, M-mdi
and m , are denoted by D(M), D(M-m) and D(m) respectively.
Ul
Then, the following assumptions (A6) and (A7) may be set up with
minor restrictions to practical cases.
(A6) Anyone of gates and flip-flops are not separated into both
sides of M-md , and m ,.1 Ul
(A7) There is no closed loop in D(M).
Next, the separability S(M,m) of M-md , and m , is defined as1 Ul
follows.
(Dl) SM is the maximum value of S~ for every directed paths in D(M),
where S~ is the number of thick arrows existing in a directed path
~ in D(M). This separability S(M,m) is well-defined by the
assumption A7.
In this definition, the directed path is assumed to pass through
each bidirectional edge once at most. This is based on the fact that
the direction of the signal flow on a bidirectional wiring during
every period of the cp becomes unidirectional.
3.2 Possibility of RM Operation
In the SM operation, logical values of inputs in each combina-
tional circuit are propagated to its outputs through gates. Such
actions are shown on D(M) as directed paths from initial nodes to
terminal nodes. In order to perform the RM operation, it is necessary
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to able to trace from initial nodes to terminal nodes on D(M-m) and
D(m) along the ,same directed paths as in D(M) and in the same sequences
as in D(M) .
In general, D(M) consists of some weakly connected components.
When D(M) is utilized to discuss the possibility of the RM operation,
the number of these components may be reduced to one without loss of
generality.
If there is not any wired connection in the original combina-
tional circuit contained in M, it is possible without fail to trace
from initial nodes to terminal nodes on D(M-m) and D(m) along the same
paths as in D(M) and in the same sequences as in D(M). Because
directions of thick arrows are fixed. That is, the RM operation is
possible regardless of the way separated into modules. The maximum
value of the number of times to transmit the logical values required
to perform the RM operation in one period of cp is equal to S(M,m).
The separability S(M,m2 ) of the example in Fig.4 is 1.
If there are some wired connections in the original combina-
tional circuit, the graph is classified into two types according to
whether anyone of them is separated into D(M-m) and D(m) or not.
If it is not separated, the RM operation is possible as above. If
it is separated, the graph is classified into two sub-classes. One
is the sub-class in which any node of wired connections is not
divided and the other is the sub-class in which at least one of them
is divided into two nodes.
An example is shown in Fig.5. In the former sub-class (see Fig.
5(b)), the number of edges relating to the wired connection in D(M-m)
and D(m) is 3, while the RM operation is possible as above because
directions of directed edges are always fixed. In the latter sub-
class (see Fig.5(c)), the number of edges is I, while it is required
to perform the RM operation to determine the direction .of the directed
edge with bidirectional arrows (the transmission of logical values)
by every cpo The direction is determined by adapters Al and A2 •
The maximum value of the number of times to transmit logical values
in one period of cp is also equal to S(M,m) in each case.
As results of above considerations, it has been shown that the
RM operation is possible with conditions Al~A7 only, as far as Al
and A2 have proper functions.
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O(M-m) O(m)
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Fig.5 Separation of a wired connection
3.3 Relaxation of Restriction
All flip-flops in the system discussed in the previous section
act perfectly synchronizing with the cpo They will be called
synchronous flip-flops. However, in actual systems, those flip-flops
are frequently utilized, which are not synchronized with the cp
perfectly. For example, some flip-flops are enabled with some time-
delay after the cp is applied. They are called non-synchronous flip-
flops.
Assume that the system is allowed to be composed of such flip-
flops and their control circuits as described below, in addition
to assumptions (AI) to (A7).
(A8) Non-synchronous flip-flops may be operated synchronizing with
signals delayed from the application time of the cpo Such
flip-flops have not always terminals prepared for the cpo
Above signals are given to flip-flops through various kinds
of control circuits. Some of logical values at outputs
of flip - flops fixed logical values and the clock pulse
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may be applied to input terminals of these control circuits.
If control circuits are designed to make the SM operation
possible, there are no restrictions in them except non exist-
ence of any memory element. Such a control circuit is here-
inafter denoted briefly as an ICC (input control circuit).
For example, the output of a monos table multivibrator or a
non-synchronous flip-flop may be connected to the input of
another non-synchronous flip-flop.
(A9) If the output of a non-synchronous flip-flop is connected to
some of synchronous flip-flops directly or through various
kinds of circuits except memory elements, logical values at
inputs of these synchronous flip-flops should be settled
before the application time of the next cpo
In this section, the system defined as above is again denoted
as M. Non-synchronous flip-flops and their ICC's are denoted as
N. (i=1,2, •.• q). The number of N'.s may be assumed to one (N) without
~ ~
loss of generality.
N is represented by a node in the graph. Let F denote a set
of nodes correspond to outputs of synchronous flip-flops with edges
directly leading to N and let C denote a set of nodes correspond to
fixed logical values with edges directly leading to N. When M is
separated into M-md . and m ., if all of N, C and F exist in the same;L u~
side, results of discussions in the previous section are applicable.
That is, the RM operation is possible. If they are separated, it is
not always possible. Its possibility depends on the configuration of
N and the way of the separation.
Let us show an example (see Fig.6). In case of the SM operation,
the logical value at the input terminal k of the flip-flop f 4 will
settle to a steady state, delayed by the propagation delay time T
after the application of the cpo If the circuit is separated as
shown in Fig.6{a), N, C and F exist in M-mdi side (Fig.6{b», so that
the RM operation is possible. If it is separated as shown in Fig.6
(c), N, C and F do not exist in the same side (Fig.6{d», so that the
RM operation is impossible. Because the logical value of the input
terminal k of f 4 will not settle before the signal is applied to the
terminal ck, that is, the operation may differ from the RM operation.
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Fig.6 separation of an asynchronous circuit
4. $tructure of Adapters and Speed in RM operation
Some functions of adapters have been described locally. In this
chapter, their whole functions are summarized and a design of the
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adapter is explained. Finally, the speed in the RM operation is
briefly discussed.
4.1 Functions of Adapters
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The repetition rate of the cp in the RM operation decreases much
more than in the SM operation, because the transmission rate of
logical values between M-md " and m " is restricted by the narrow band~ u~
width of the telephone line. It is therefore basically required for
adapters to control the repetition rate of the cpo In each module,
an input terminal described in 2.2 (A5) is prepared for this control.
When logical values on each pair of terminals (one for input, the
other for output) agrees respectively, adapters in both sides of M-
md , and m " apply one cp through the input terminal in the module.~ u~
Some logical values on output terminals in M-md , and m , may~ u~
change after the application of the cpo These values are transmitted
to corresponding input terminals in M-md " and m , respectively by~ u~
adapters. This procedure is repeated until each pair of logical
values mentioned above agree respectively. Then, another cp is
applied again to M-md , and m ,.~ u~
If there is any bidirectional line as shown in Fig.5(c), it is
necessary for adapters to determine the direction to which the
logical value is transmitted. In this paper, wired connections of
open collectors and tristate buffers are taken into account as
bidirectional lines.
In case of open collectors, if two logical values in M-mdi side
and m , side are different, the transmission of the logical value
u~
should be directed from ON transistor side to OFF transistor side,
otherwise the transmission is not necessary.
In case of tristate buffers, if either of two terminals coupled
through the telephone line is at high impedance state, the trans-
mission of the logical value should be directed from the side not
at high impedance state to the other. If both are at high impedance
state, the transmission is not necessary. If none of them is at
high impedance state, the transmission should not be performed,
because if logical values in M-md , side and m , side are different,~ u~
some tristate buffers may be burnt out. This case (a tristate buffer
is ON and the other is OFF) can never occur in the normal SM opera-
tion, but this case could occur only on the way of the logical-value
transmission phase in the RM operation. Therefore, the policy not
to transmit the logical value of tristate buffers in that case
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is safe and will not disturb the RM operation. The high impedance
state is detected by I/O DTR (I/O detecter) [3].
Similar problems may arise in case that control circuits of
tristate buffers in the wired connection are separated into M-mdi
and m .• In this case, it is difficult to find out the suitable
Ul
method to protect them, except the method separating M so that such
conditions never occur.
4.2 A Design of Adapter
Fig.7 shows an example of the configuration of the adapter.
Logical values on output terminals of M-md . (m .) are read by ~P1 Ul
(micro processor) and transmitted to m ,(M-md ,) side in a serialUl 1
form through SPC (serial-parallel converter) and MOD (modem) by ~P.
Next, logical values transmitted from m . (M-md .) as the response toUl 1
above transmission are read by ~P through MOD and SPC, and compared
with corresponding ones in REG(register) respectively. REG stores
logical values given to M-md , (m .). If any pair of logical values1 Ul
do not agree respectively, contents of REG are replaced by logical
values transmitted from m ,(M-md ,) and then above procedure isUl 1
repeated until they agree. When they agree, ~P instructs the
removal of the suspension of the cp to CC(clock controller) in M-mdi
(m .) side and the application of the cp to the adapter on the
Ul
opposite side. CPG in CC controls so that it may be suspended again
after the application of the cpo Programs for ~P are stored in ROM.
Fig.7 A configuration of adapter
Directions of transmissions on bidirectional lines between M-mdi
and m , are determined as follows. In case of open collectors, TG(Ul
transmission gate) is realized by the same component as open collec-
tors as shown in Fig.B. When the logical value on the terminal Vl (
V2 ) is read by ~P, TG is closed under the control of ~P through a
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one bit flag Rl • The logical value should be transmitted from the
low level side to the high level side, only when two logical values
in M-mdi side and mui side are different.
II -------.
IL _
Al(A2)
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Fig.8 Transmission gate for open collector
In case of tristate buffers, TG and I/O DTR (I/O detecter) [3]
can be realized as shown in Fig.9. High impedance state is detected
by the degree of the change in the voltage on Vl (V2 ) before and
after pulling up or pulling down of Vl (V2 ) through analog switches
81 , 8 2 • Pulling up or pulling down is instructed through a flag R2
or R3 by ~P, respectively. All this while, TG is closed. The change
I
__..--J
M-mdi(mui)
I I
ItGL..:.. --J
,-----,
I Vee I
I I
I I
1&1("--""
I
Fig.9 I/O detector for tristate buffer
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in voltage is analyzed by ~P. If the terminal Vl (V2 ) is at high
impedance state, the logical value on the terminal Vo will change
from high to low or vice versa. If Vl (V2 ) is not at high impedance
state, it will not change. The logical value on the terminal not
at high impedance state should be transmitted to the terminal at
high impedance state, only when either of two terminals is at high
imperance state.
4.3 Speed in the RM Operation
One of the important problems in the RM operation is the decrease
in the speed for the remote test. Here, principal parameters in-
fluencing on the speed in the RM operation are discussed.
The lowering facter D of the speed in the RM operation may be
defined by the following formula.
D
n S(M,m)
L L (A .. +B .. )
i=O j=l 1J 1J
nT
T the period of the cp in the SM operation.
n the number of cp's required to execute the test
program.
A. . the operation time of the adapter at the jth
1)
transmission of logical values after the applica-
than B.. , because the processing1J
is much higher than the transmission
Thus, B.. is another parameter selectable1J
B ..1J
tion of the ith cpo
the transmission time on the telephone line at
the jth transmission of logical values after the
application of the ith cpo
T is determined by the specification of M at the SM operation
and n is determined by the test program used. S(M,m), A .. and B..1) 1J
are selectable in the design time. M should be separated into
modules so that S(M,m) may be minimized. Then, in most cases, the
number of times to transmit logical values will be minimized without
sacrifices of other parameters.
Usually, A.. is much smaller1J
speed of the micro processor
rate of the telephone line.
to decrease D effectively.
B .. is equal to the product of the time consumed to transmit a1J
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bit of signal on the telephone line and the number of bits to be
transmitted. In order to decrease D, the number of bits per
transmission should be decreased. Here, not only logical values of
output terminals in the module, but also the command for the appli-
cation of cp, start and stop bits of the transmission etc. are
transmitted on the telephone line. According to our estimation, it
will be most effective to transmit all signals in a predetermined
order. If the small number of logical values change after every
transmission, it will be more effective to transmit only terminal
numbers on which logical values have changed.
5. Conclusion
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We have considered the hardware design of a digital system with
remote-diagnostic capability. Most of synchronous systems only
composed of combinational networks and clocked flip-flops can be
tested remotely with a few restrictions on the system configuration
and the module structure. The system partially having asynchronous
circuits can be also tested, if any of them are not separated into
two or more modules. Adapters may be realized with simple hardware.
The diagnostic speed may be reduced to some extent by minimizing the
separability and the number of logical values transmitted. At
present, the method is being evaluated by using experimental adapters.
This approach as it is may be applicable flexibly to the actual
diagnosis. If the system configuration is extended to more general
circuits, it will become more effective.
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